



**UNITED STATES DEPARTMENT OF COMMERCE
Patent and Trademark Office**

Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.
09/235,615	01/21/99	AGRAWAL	0 AMD18320MCF/

MMC1/0705

MARTIN C FLIESLER
FLIESLER DUBB MEYER & LOVEJOY
FOUR EMBARCADERO CENTER
SUITE 400
SAN FRANCISCO CA 94111-4156

EXAMINER

CHANG, D

ART UNIT

PAPER NUMBER

2819

DATE MAILED:

07/05/00

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

Office Action Summary

Application No.
09/235,615

Applicant(s)
Agrawal et al.

Examiner
Daniel Chang

Group Art Unit
2819



☒ Responsive to communication(s) filed on Jan 21, 1999

☐ This action is FINAL.

☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11; 453 O.G. 213.

A shortened statutory period for response to this action is set to expire 3 month(s), or thirty days, whichever is longer, from the mailing date of this communication. Failure to respond within the period for response will cause the application to become abandoned. (35 U.S.C. § 133). Extensions of time may be obtained under the provisions of 37 CFR 1.136(a).

Disposition of Claims

☒ Claim(s) 1-21 is/are pending in the application.

Of the above, claim(s) _____ is/are withdrawn from consideration.

☐ Claim(s) _____ is/are allowed.

☒ Claim(s) 1-21 is/are rejected.

☐ Claim(s) _____ is/are objected to.

☐ Claims _____ are subject to restriction or election requirement.

Application Papers

☒ See the attached Notice of Draftsperson's Patent Drawing Review, PTO-948.

☐ The drawing(s) filed on _____ is/are objected to by the Examiner.

☐ The proposed drawing correction, filed on _____ is ☐ approved ☐ disapproved.

☒ The specification is objected to by the Examiner.

☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. § 119

☐ Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).

☐ All ☐ Some* ☐ None of the CERTIFIED copies of the priority documents have been
☐ received.

☐ received in Application No. (Series Code/Serial Number) _____.

☐ received in this national stage application from the International Bureau (PCT Rule 17.2(a)).

*Certified copies not received: _____

☐ Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).

Attachment(s)

☒ Notice of References Cited, PTO-892

☒ Information Disclosure Statement(s), PTO-1449, Paper No(s). 2,3,4

☐ Interview Summary, PTO-413

☒ Notice of Draftsperson's Patent Drawing Review, PTO-948

☐ Notice of Informal Patent Application, PTO-152

--- SEE OFFICE ACTION ON THE FOLLOWING PAGES ---

Specification

1. The specification is objected to because of the inappropriate serial numbers for the cross reference. For example, on page 3, line 8, "Ser. No. 09/xxx,xxx" should be correctly identified.

2. Because of the lengthy specification in this application, it has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is therefore requested in promptly correcting any errors of which he may become aware in the specification or drawings.

Claim Objections

3. Claim 2 is objected to because of a typographical error: "said device" in line 10-11 of the claim 2 appears to be --said field programmable gate array device-- . Appropriate correction is required.

Claim Rejections - 35 USC § 112

4. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

5. Claim 1 and 3 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

6. In claim 1, line 26, "the P6 HIC's" lack antecedent basis. It appears to be "the P5 HIC's".

1 7. In claim 3, line 7-8, "said P3 number" and "the P3 number" lack antecedent
2 basis.

3 ***Claim Rejections - 35 USC § 102***

4 8. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that
5 form the basis for the rejections under this section made in this Office action:

6 A person shall be entitled to a patent unless --

7 (e) the invention was described in a patent granted on an application for patent by another filed in
8 the United States before the invention thereof by the applicant for patent, or on an international
9 application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section
10 371(c) of this title before the invention thereof by the applicant for patent.

11 9. Claims 1-21 are rejected under 35 U.S.C. 102(e) as being anticipated by
12 McGowan et al. (US PAT. 5,744,980). McGowan et al. shows and teaches all the
13 elements and means of the claimed invention of the claims 1-21:

14 Regarding claim 1, McGowan et al. discloses a field programmable gate array
15 device (see Fig. 1; col. 3, line 26+) comprising:

16 a first plurality P1 of repeated logic units (see 12-1, 12-2, ... in Fig. 2; col. 4, line
17 40+) wherein: each said logic unit is user-configurable to receive and process at least a
18 second plurality P2 of input logic bits (see col. 3, line 41+) and to responsively produce
19 result data having at least a third plurality P3 of output logic bits (see col. 3, line 41+),
20 said logic units are distributed among a plurality of horizontal rows, with each row of
21 the plurality of rows having a fourth plurality P4 of said logic units(see Fig. 2);

1 a fifth plurality P5 of horizontal interconnect channels (HIC's)(see a, b, c, and d
2 in Fig. 2; col. 4, line 49+) correspondingly distributed adjacent to said horizontal rows
3 of logic units, wherein: each said horizontal interconnect channel (HIC) includes at least
4 P3 interconnect lines(see Fig. 2; col. 3, line 41+), and each said horizontal row of P4
5 logic units is configurably couplable to a corresponding one of the P[6]5 HIC's at least
6 for receiving input logic bits from the corresponding HIC or at least for outputting result
7 data to the corresponding HIC;

8 and an embedded memory subsystem(see 16's in Fig. 1; col. 3, line 59+),
9 wherein said embedded memory subsystem includes: a sixth plurality P6 of memory
10 blocks(see 16-1, 16-2, ... in Fig. 2) and wherein: each said memory block is embedded
11 within one of said rows of logic units and is configurably couplable to the corresponding
12 HIC of said row for transferring storage data by way of the corresponding HIC of that
13 row of P4 logic units(see Fig. 2; col. 5, line 1+); each of said memory blocks includes at
14 least a first address-capturing register (34 in fig. 3) that is programmably couplable to
15 at least one of said HIC's for receiving and capturing an address signal (36) supplied on
16 said at least one HIC.

17 Regarding claim 2, McGowan et al. discloses a FPGA device according to Claim 1
18 wherein:

19 said logic units are further distributed among a plurality of vertical columns, with
20 each column of the plurality of columns having a fifth plurality P5 of said logic units(see

1 Fig. 2); and plural ones of said memory blocks are arranged to define one or more
2 columns of embedded memory within said device with each such column having an
3 eighth plurality P8 of said memory blocks (see Fig. 1; col. 3, line 59+).

4 Regarding claim 3, McGowan et al. discloses a field programmable gate array
5 device according to Claim 1 wherein:

6 each said memory block is organized as a ninth plurality P9 of addressable sets
7 of storage data bits(see Fig. 3; col. 6, line 56+), where each addressable set of storage
8 data bits includes at least P3 bits, said P3 number corresponding to the P3 number of
9 output logic bits producible by each said logic unit.

10 Regarding claim 4, McGowan et al. discloses a field programmable gate array
11 device according to Claim 2 wherein: each of P2 and P3 is an integer equal to or
12 greater than 4 (see col. 4, line 53+).

13 Regarding claim 5, McGowan et al. discloses a field programmable gate array
14 device according to Claim 1 wherein:

15 groups of said logic units are further wedged together such that each group of
16 logic units defines a logic superstructure; and groups of said memory blocks are also
17 wedged together such that each group of memory blocks defines a memory
18 superstructure that is configurably couplable to a corresponding logic superstructure
19 (see Fig. 2; col. 4, line 40+, col. 7, line 19+).

1 Regarding claim 6, McGowan et al. discloses a field programmable gate array
2 device according to Claim 1 wherein said embedded memory subsystem includes: at
3 least one special interconnect channel(see 18-n in Fig. 3; col. 7, line 40+) for supplying
4 address signals to the first address-capturing registers of a respective set of said
5 memory blocks.

6 Regarding claim 7, McGowan et al. discloses a field programmable gate array
7 device according to Claim 6 wherein: there are at least two of said columns of
8 embedded memory(see Fig. 1; col. 3, line 61+); and there are at least two of said
9 special interconnect channels, and each respective special interconnect channel is for
10 supplying address signals to a respective one of the at least two columns of embedded
11 memory(see 18-n in Fig. 3; col. 7, line 40+).

12 Regarding claim 8, McGowan et al. discloses a field programmable gate array
13 device according to Claim 6 wherein:

14 each said memory block has at least first and second data ports each for
15 outputting storage data(see 5 and 6 in Fig. 2; col. 5, line 50+);

16 each said memory block has at least first and second address ports each for
17 receiving address signals identifying the storage data to be output by a corresponding
18 one of the at least first and second data ports (see 1, 2, 3, and 4 in Fig. 2; col. 5, line
19 31+);

1 each said memory block has in addition to said respective first address-capturing
2 register, a second address-capturing register (54 in fig. 3) that is programmably
3 couplable to at least one of said HIC's for receiving and capturing an address signal
4 supplied on said at least one HIC, and said first and second address-capturing registers
5 respectively service the first and second address ports; and

6 the at least one special interconnect channel includes first and second address
7 carrying components along which independent address signals may be respectively
8 carried for application to respective ones of the first and second address ports of at
9 least two memory blocks (see 18-n in Fig. 3; col. 7, line 40+).

10 Regarding claim 9, McGowan et al. discloses a field programmable gate array
11 device according to Claim 1 wherein:

12 each said memory block has a controls receiving port for programmably
13 acquiring control signals that control operations of said memory block (see 1, 2, 3, and
14 4 in Fig. 2; col. 5, line 31+); and each respective first address-capturing register is
15 clocked by a respective first address clock signal (46, 46, 38) acquired by said controls-
16 receiving port.

17 Regarding claim 10, McGowan et al. discloses in a field programmable gate array
18 device (FPGA)(see Fig. 1) having a user-configurable interconnect network that includes
19 a plurality of horizontal interconnect channels(see Fig. 2; col. 3, line 41+) each with a

1 diversified set of long-haul interconnect lines and shorter-haul interconnect lines, an
2 embedded memory subsystem comprising:

3 a plurality of multi-ported memory blocks each arranged adjacent to a horizontal
4 interconnect channel (HIC) of the interconnect network(see Fig. 2; col. 5, line 1+);
5 wherein: each multi-ported memory block includes a first, independently-addressable
6 data port and a second, independently-addressable data port(see 1, 2, 3, and 4 in Fig.
7 2; col. 5, line 31+); each of said first and second, independently-addressable data ports
8 includes a respective address-capturing register (34, 54) that is connectable by user-
9 configurable intercouplings to one or both the long-haul interconnect lines and the
10 shorter-haul interconnect lines(see 1, 2, 3, and 4 in Fig. 2; col. 5, line 31+) for
11 capturing a respective address signal.

12 Claims 11-13 are essentially the same in scope as apparatus claim 10 and are
13 rejected similarly.

14 Method claims 14-21 are essentially the same in scope as apparatus claims 1-13
15 and are rejected similarly.

16 10. The prior art made of record and not relied upon is considered pertinent to
17 applicant's disclosure.

18 Cliff et al. (US PAT. 5,689,195 and 5,828,229) discloses a programmable logic
19 array integrated circuit having RAM and address registers.


1 Bauer (US PAT. 5,787,007) discloses a structure and method for loading RAM
2 data within a programmable logic device.

3 ***Contact Information***

4 11. Any inquiry concerning this communication or earlier communications from the
5 examiner should be directed to ***Daniel D. Chang*** whose telephone number is
6 (703)306-4549. The examiner can normally be reached between the hours of 6:30 AM
7 to 4:00 PM Monday thru Thursday and every other Friday (first Friday of the bi-week).

8 Any inquiry of a general nature or relating to the status of this application or
9 proceeding should be directed to the Group receptionist whose telephone number is
10 (703) 308-0956.

11
12
13
14 Daniel D. Chang
15 Patent Examiner, Art Unit 2819
16 June 21, 2000


Michael Tokar
Supervisory Patent Examiner
Technology Center 2800